Babylon University / College of Engineering

Solution for First Term Exanimation (2009-2010)

Q1): A) Fill in the blanks.

- 1) Flip-Flop is a memory element.
- 2) The cascade of divide-by 5 counter followed by divide-by 2 counter is in state 0000. When a clock pulse is applied its state will be 0010. Assume negative edge triggered circuits.
- **3)** The speed of an asynchronous counter is less than that of a synchronous counter.
- 4) A universal shift register can be used for SISO, SIPO, PISO, and PIPO of data.
- 5) In an S-R Flip-Flop S=R=1 is not permitted.

B) Choose the correct answer.

- With a pulse-triggered flip-flop, the clock is applied directly to the <u>master</u> latch, while the complement of the clock is applied to the <u>slave</u> latch.
- a. SET, RESET b. SET, master c. master, slave d. RESET, slave
 - 2) What is another name for a flip-flop circuit?
 - a. Astable multivibrator b. Monostable multivibrator
 - c. Bistable multivibrator d. Tristable multivibrator

3) Which two multivibrator types require trigger input?

- a. Astable and monostable b. Monostable and bistable
- c. Bistable and astable d. Both a. and c. are true
 - 4) The output <u>pulse width of a 555 timer is determined</u> by the externally connected <u>Input resistor</u> and <u>capacitor</u>.
- a. power supply, resistor b. load resistance, capacitor
- c. capacitor, load resistor d. input resistor, capacitor

Babylon University / College of Engineering

5)	An eight-bi	In eight-bit binary ripple UP counter with a modulus of 256 is holding the									
	count 01111111. What will be the count after 135 clock pulses be?										
a. 00	001111	b. 00011010	c. 00000110	d. 00001100							

Q2): Analysis the circuit shown in figure below:



<u>Solution</u>: The counter input is: $J_2 = Q_1 Q_0$. $K_2 = Q_2$. $T_1 = Q_0$. $T_0 = Q'_2$.

The present state – present input -	- next state table will be as follows:
-------------------------------------	--

Present State			Present Input			Next State			
Q ₂	Q ₁	Q_0	J_2	<i>K</i> ₂	<i>T</i> ₁	T_0	Q ₂	Q ₁	Q_0
0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	1	1	0	1	0
0	1	0	0	0	0	1	0	1	1
0	1	1	1	0	1	1	1	0	0
1	0	0	0	1	0	0	0	0	0
1	0	1	0	1	1	0	0	0	1
1	1	0	0	1	0	0	0	1	0
1	1	1	1	1	1	0	0	1	1

Dr. Ehab A. H. AL-Hialy

Babylon University / College of Engineering

The state transition diagram will be as shown below:



Then the counter is:

- Asynchronous counter.
- ♦ 3-bit counter.
- ◆ MOD-5.
- Divided by (5).
- Up Counter.
- Not self-starting.

Dr. Ehab A. H. AL-Hialy

Babylon University / College of Engineering

<u>Q3:</u> Figure below shows a typical clock-oscillator circuit using a (555 *timer*) and a (*J-K flip-flop*). Perform the following:

- a) Calculate the output frequency from the 555 timer.
- b) Determine the HIGH time and LOW time of the 555 timer's output.
- c) Determine the output frequency from J-K flip-flop.
- d) Sketch the 555 timer output and the Q output in time relation.



Solution:

a)
$$f = \frac{1.44}{(R_{A} + 2R_{2}) \times C} \approx 2 \text{ kHz}.$$

b)
$$t_{ON} = 0.7 \times C \times (R_1 + R_2) \approx 378 \ \mu \text{ sec.}$$

 $t_{OFF} = 0.7 \times C \times R_2 \approx 126 \ \mu \text{ sec.}$

Babylon University / College of Engineering

c) Since the J & K inputs of the flip-flop are normally tied *HIGH*, the output will toggle and therefore divide the input frequency by two. Since we know that the 555 timer's output is (2 kHz), the J-K flip-flop's output will be $(2 \text{ kHz} \div 2 = 1 \text{ kHz})$.

d) The sketch will be as shown below:

